

HITACHI IC MEMORIES

HM4716A / AP (-1 / -2 / -3 / -4)



16384-word \times 1-bit Dynamic Random Access Memory

The HM4716A is a 16,384 word by 1 bit MOS random access memory circuit fabricated with HITACHI's double poly N-channel silicon gate process for high performance and high functional density. The HM4716A uses a single transistor dynamic storage cell and dynamic control circuitry to achieve high speed and low power dissipation. Multiplexed address inputs permit the HM4716A to be packaged in a standard 16 pin DIP on 0.3 inch centers. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. The HM4716A is designed to facilitate upgrading of the 16-pin 4K RAM. However, the data output latch incorporated in the present 4K design is not appropriate for 16K RAM's. This new generation of memory products (16K RAM's) requires a slightly modified output stage to allow more system flexibility. Instead of the conventional latch, the HM4716A output is controlled by the Column Address Strobe ($\overline{\text{CAS}}$). Data out of the HM4716A will remain valid from the access time from the Column Address Strobe until $\overline{\text{CE}}$ goes into precharge (logic 1). However, in early write cycles ($\overline{\text{W}}$ active low before $\overline{\text{CE}}$ goes low), the data output will remain in the high impedance (open-circuit) state throughout the entire cycle. This type of output operation results in some very significant system implications.

1. Common I/O Operation

If all write operation are handled in the "early write" mode, then data in can be connected directly to data-out on a printed circuit board.

2. Data Output Control

Data will remain valid at the output during a read cycle from TCELOV until $\overline{\text{CE}}$ returns to precharge.

This allows data to be valid from one cycle up until a new memory cycle begins.

3. Two Methods of Chip Selection

Both $\overline{\text{CE}}$ and/or $\overline{\text{RE}}$ can be decoded for chip selection.

4. Refresh

Refreshing can be accomplished every 2ms by either of the two following methods:

(1) normal read or write cycles on 128 addresses, A0 to A6.

(2) $\overline{\text{RE}}$ only cycles on 128 addresses, A0 to A6.

A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

$\overline{\text{RE}}$ only refreshes results in a substantial reduction in operating power.

5. Page Mode Operation

The HM4716A is designed for page mode operation.

Old	New	Definitions
A0-A6	A0-A6	Address Inputs
$\overline{\text{CAS}}$	$\overline{\text{CE}}$	Column Address Strobe
D _{IN}	D	Data In
D _{OUT}	Q	Data Out
$\overline{\text{RAS}}$	$\overline{\text{RE}}$	Row Address Strobe
WRITE	$\overline{\text{W}}$	Read/Write Input
V _{BB}	V _{BB}	Power (-5V)
V _{CC}	V _{CC}	Power (+5V)
V _{DD}	V _{DD}	Power (+12V)
V _{SS}	V _{SS}	Ground


COMPREL s.r.l.

20092 CINISELLO BALSAMO (MI)

Viale Romagna n. 1


Tel. (02) 61.20.641/2/3/4/5

HM4716A-1, HM4716A-2,
HM4716A-3, HM4716A-4




(DG-16A)

HM4716AP-1, HM4716AP-2,
HM4716AP-3, HM4716AP-4



(DP-16)

PIN ARRANGEMENT



(Top View)

■ FEATURES

- All Inputs Including Clocks TTL Compatible
- Input Latches for Address and Data in
- Three-State TTL Compatible Output
- Common I/O Capability
- Only 128 Refresh Cycles Required Every 2ms
- Standard Power Supplies +12V, +5V, -5V
(all with 10% tolerance)


● Maximum Access Time

HM4716A-1	120ns
HM4716A-2	150ns
HM4716A-3	200ns
HM4716A-4	250ns

● Read or Write Cycle Time

HM4716A-1	320ns
HM4716A-2	320ns
HM4716A-3	375ns
HM4716A-4	410ns

■ FUNCTIONAL DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to VBB	-0.5V to +20V
Voltage on VDD, VCC Supplies relative to VSS	-0.5V to +15V
Voltage on Q pin relative to VSS	-0.5V to +10V
Operating Temperature, TA (Ambient)	0°C to +70°C
Storage Temperature (Ambient)*	-65°C to +150°C
Short-circuit output current	50mA
Power dissipation	1W

* In case of HM4716AP Series are -55°C to +125°C.

■ RECOMMENDED DC OPERATING CONDITIONS (TA=0 to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	VDD	10.8	12.0	13.2	V	1
	VCC	4.5	5.0	5.5	V	
	VSS	0	0	0	V	
	VBB	-4.5	-5.0	-5.5	V	
Input High(logic 1) Voltage \overline{RE} , \overline{CE} , \overline{W}	VIHC	2.7	—	6.5	V	1
Input High(logic 1) Voltage All inputs except \overline{RE} , \overline{CE} , \overline{W}	VIH	2.4	—	6.5	V	1
Input Low(logic 0) Voltage all inputs	VIL	-1.0	—	0.8	V	1

■ **DC ELECTRICAL CHARACTERISTICS** ($T_A=0$ to $+70^{\circ}\text{C}$, $V_{DD}=12\text{V}\pm 10\%$, $V_{CC}=5\text{V}\pm 10\%$,
 $V_{BB}=-5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	min.	max.	Units	Notes
OPERATING CURRENT	IDD1	—	35	mA	2
Average Power Supply Operating Current ($\overline{\text{RE}}$, $\overline{\text{CE}}$ Cycling; $\text{TRELREL}=375\text{ns}$)	ICC1	—	—	mA	3
	IBB1	—	300	μA	2
STANDBY CURRENT	IDD2	—	1.5	mA	
Power Supply Standby Current ($\overline{\text{RE}} = \overline{\text{CE}} = \text{VIHC}$)	ICC2	-10	10	μA	5
	IBB2	—	100	μA	
REFRESH CURRENT	IDD3	—	27	mA	2
Average Power Supply Current, Refresh Mode ($\overline{\text{RE}}$ Cycling, $\overline{\text{CE}} = \text{VIHC}$; $\text{TRELREL}=375\text{ns}$)	ICC3	-10	10	μA	5
	IBB3	—	300	μA	2
PAGE MODE CURRENT	IDD4	—	27	mA	
Average Power Supply Current, Page-mode Operation ($\overline{\text{RE}} = \text{VIL}$, $\overline{\text{CE}}$ Cycling; $\text{TCELCEL}=225\text{ns}$)	ICC4	—	—	mA	3
	IBB4	—	300	μA	
INPUT LEAKAGE					
Input Leakage Current, any Input ($V_{BB}=-5\text{V}$, $V_{IN}=0$ to $+7\text{V}$, all other pins not under test $=0\text{V}$)	IIL	-10	10	μA	
OUTPUT LEAKAGE					
Output Leakage Current (Q is Disabled, $V_{OUT}=0$ to $+5.5\text{V}$)	IOL	-10	10	μA	5
OUTPUT LEVELS					
Output High (Logic 1) Voltage ($I_{OUT}=-5\text{mA}$)	VOH	2.4	VCC	V	4
Output Low (Logic 0) Voltage ($I_{OUT}=4.2\text{mA}$)	VOL	0	0.4	V	

NOTES

- All voltages referenced to VSS, VBB must be applied before and removed after other supply voltage.
- Current depend on cycle rate: maximum current is measured at the fastest cycle rate.
- ICC depends upon output loading. The VCC supply is connected to the output buffer only.
- Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- ICC2, ICC3 and IOL consists of leakage current only.
- AC measurements assume $T_T = 5\text{ns}$.
- VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL.
- Assumes that $\text{TRELCEL} = \text{TRELCEL}(\text{max})$. If TRELCEL is greater than the maximum recommended value shown in this table, TRELQV exceeds the value shown.
- Assumes that $\text{TRELCEL} = \text{TRELCEL}(\text{max})$.
- Measured with a load circuit equivalent to 2TTL loads and 100pF (in case of HM4716A-2:1 TTL and 50pF). And $V_{SS} + 0.8\text{V}$, $V_{SS} + 2.0\text{V}$ are the reference level for measuring timing of Q.
- $\text{TCEHQZ}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation with the $\text{TRELCEL}(\text{max})$ limit insures that $\text{TRELQC}(\text{max})$ can be met $\text{TRELCEL}(\text{max})$ is specified as a reference point only; if TRELCEL is greater than the specified $\text{TRELCEL}(\text{max})$ limit, then access time is controlled exclusively by TCELQV .
- These parameters are referenced to $\overline{\text{CE}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in delayed write or read-modify-write cycles.
- TWLCEL , TCELWL and TRELWL are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $\text{TWLCEL} = \text{TWLCEL}(\text{min})$, the cycle is an early write and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $\text{TCELWL} = \text{TCELWL}(\text{min})$ and TRELWL will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- Capacitance measured with Boonton Meter or effective capacitance measuring method.
- $\overline{\text{CE}} = \text{VIHC}$ to disable Q.

■ **AC ELECTRICAL CHARACTERISTICS**


Parameter	Symbol	typ.	max.	Units	Notes
Input Capacitance (A0-A6, D)	CI1	—	5	pF	15
Input Capacitance $\overline{\text{RE}}$, $\overline{\text{CE}}$, $\overline{\text{W}}$	CI2	—	10	pF	15
Output Capacitance (Q)	CQ	—	7	pF	15, 16

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(TA=0 to +70°C, VDD=12V±10%, VCC=5V±10%, VSS=0V, VBB=-5V±10%)

Parameter	Symbol		HM4716A-1		HM4716A-2		HM4716A-3		HM4716A-4		Units	Notes
	Old	New	min.	max.	min.	max.	min.	max.	min.	max.		
Random Read or Write Cycle Time	t_{RC}	TRELREL	320	—	320	—	375	—	410	—	ns	
Read-Write Cycle Time	t_{RWC}	TRELREL	320	—	320	—	375	—	515	—	ns	
Page Mode Cycle Time	t_{PC}	TCELCEL	160	—	170	—	225	—	275	—	ns	
Access Time From RE	t_{RAC}	TRELQV	—	120	—	150	—	200	—	250	ns	8, 10
Access Time From CE	t_{CAC}	TCELQV	—	80	—	100	—	135	—	165	ns	9, 10
Output Buffer Turn-off Delay	t_{OFF}	TCEHQZ	0	35	0	50	0	60	0	70	ns	11
Transition Time (Rise and Fall)	t_T	TT	3	35	3	35	3	50	3	50	ns	7
RE Precharge Time	t_{RP}	TREHREL	100	—	100	—	120	—	150	—	ns	
RE Pulse Width	t_{RAS}	TRELREH	120	10000	150	10000	200	10000	250	10000	ns	
RE Hold Time	t_{RSH}	TCELREH	80	—	100	—	135	—	165	—	ns	
CE Pulse Width	t_{CAS}	TCELCEH	80	10000	100	10000	135	10000	165	10000	ns	
CE Hold Time	t_{CSH}	TRELCEH	120	—	150	—	200	—	250	—	ns	
RE to CE Delay Time	t_{RCD}	TRELCEL	15	40	25	50	30	65	40	85	ns	12
CE to RE Precharge Time	t_{CRP}	TCEHREL	0	—	-20	—	-20	—	-20	—	ns	
Row Address Set-up Time	t_{ASR}	TAVREL	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	TRELAX	15	—	20	—	25	—	35	—	ns	
Column Address Set-up Time	t_{ASC}	TAVCEL	-5	—	-5	—	-5	—	-5	—	ns	
Column Address Hold Time	t_{CAH}	TCELAX	40	—	45	—	55	—	75	—	ns	
Column Address Hold Time Reference to RE	t_{AR}	TRELAX	80	—	95	—	120	—	160	—	ns	
Read Command Set-up Time	t_{RCS}	TWHCEL	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	TCEHWL	0	—	20	—	20	—	20	—	ns	
Write Command Hold Time	t_{WCH}	TCELWH	40	—	45	—	55	—	75	—	ns	
Write Command Hold Time Referenced RE	t_{WCR}	TRELWH	80	—	95	—	120	—	160	—	ns	
Write Command Pulse Width	t_{WP}	TWLWH	40	—	45	—	55	—	75	—	ns	
Write Command to RE Lead Time	t_{RWL}	TWLREH	50	—	60	—	80	—	100	—	ns	
Write Command to CE Lead Time	t_{CWL}	TWLCEH	50	—	60	—	80	—	100	—	ns	
Data-in Set-up Time	t_{DS}	TDVCEL	0	—	0	—	0	—	0	—	ns	13
Data-in Hold Time	t_{DH}	TCELDX	40	—	45	—	55	—	75	—	ns	13
Data-in Hold Time Referenced RE	t_{DHR}	TRELDX	80	—	95	—	120	—	160	—	ns	
CE Precharge Time (for Page-mode Cycle Only)	t_{CP}	TCEHCEL	60	—	60	—	80	—	100	—	ns	
Refresh Period	t_{REF}	TRVRV	—	2	—	2	—	2	—	2	ms	
W Command Set-up Time	t_{WCS}	TWLCEL	0	—	-20	—	-20	—	-20	—	ns	14
CE to RE Delay	t_{CWD}	TCELWL	60	—	70	—	95	—	125	—	ns	14
RE to W Delay	t_{RWD}	TRELWL	100	—	120	—	160	—	200	—	ns	14
RE Precharge to CE Hold Time	t_{RPC}	TREHCEL	0	—	0	—	0	—	0	—	ns	

■ CURRENT WAVEFORMS




NOTE : VDD=13.2V, VBB=-4.5V, Ta=25°C


50ns

■ TIMING WAVEFORMS


• READ CYCLE




• WRITE CYCLE (EARLY WRITE)




CLOCK INPUT LEVELS vs. VDD




CLOCK INPUT LEVELS vs. VBB




CLOCK INPUT LEVELS vs. Tj




ADDRESS AND DATA INPUT LEVELS vs. VDD



ADDRESS AND DATA INPUT LEVELS vs. VBB



ADDRESS AND DATA INPUT LEVELS vs. Tj



6-2, Otemachi 2-chome, Chiyoda-ku,
Tokyo 100
Telephone: Tokyo (2 70) 2111
Cable Address: "HITACHY" TOKYO
Telex: J22395, 22432, 24491, 26375
(HITACHY)


MÜNCHEN
Hitachi Electronic Components
Europe GmbH
Hans-Pinsel-Straße 3
8013 Haar/b. München
Telephone: (0 89) 46 14 - 0
Telex: 05-22593
Telefax: (0 89) 46 31 51

DÜSSELDORF
Hitachi Electronic Components
Europe GmbH
Königsallee 6
4000 Düsseldorf
Telephone: (02 11) 8 90 50
Telex: 08 584 536 (HIEC-D)


LONDON
HITEC House, 221-225 Station Road
Harrow, Middlesex, HA1 2XL
Telephone: 01-861 14 14
Telex: 9 36 293
Telefax: 01-863 66 46

■ TYPICAL CHARACTERISTICS


ACCESS TIME (NORMALIZED) vs. VDD




ACCESS TIME (NORMALIZED) vs. VBB




ACCESS TIME (NORMALIZED) vs. Tj




IDD1 vs. VDD




IDD1 vs. Tj




IDD1 vs. CYCLE RATE




IDD2 (STANDBY) vs. VDD




IDD2 (STANDBY) vs. T_j




IDD3 (\overline{RE} ONLY CYCLE) vs. VDD




IDD3 (\overline{RE} ONLY CYCLE) vs. T_j



IDD4 (PAGE-MODE CYCLE) vs. VDD



IDD4 (PAGE-MODE CYCLE) vs. T_j



HITACHI IC MEMORIES

HM4864 (- 2 / - 3)



65536-word X1-bit Dynamic Random Access Memory

The HM4864 is a 65,536-words by 1-bit, MOS random access memory circuit fabricated with HITACHI's double-poly N-channel silicon gate process for high performance and high functional density. The HM4864 uses a single transistor dynamic storage cell and dynamic control circuitry to achieve high speed and low power dissipation.

Multiplexed address inputs permit the HM4864 to be packaged in a standard 16 pin DIP on 0.3 inch centers.

This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of +5V with $\pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs, on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of this memory system. The HM4864 also incorporates several flexible timing/operating modes.


In addition to the usual read, write, and read-modify-write cycles, the HM4864 is capable of delayed write cycles, page-mode operation and RAS-only refresh.

Proper control of the clock inputs (RAS, CAS, and WE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).


■ FEATURES

- Recognized industry standard 16-pin configuration
- 150ns access time, 270ns cycle (HM4864-2)
- 200ns access time, 335ns cycle (HM4864-3)
- Single power supply of +5V $\pm 10\%$ with a built-in V_{BB} generator
- Low Power; 330 mW active, 20 mW standby (max)
- The inputs TTL compatible, low capacitance, and protected against static charge
- Output data controlled by $\overline{\text{CAS}}$ and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Page-mode capability
- 128 refresh cycle


■ FUNCTIONAL DIAGRAM



Note) The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.



■ PIN ARRANGEMENT



(Top View)

A_0-A_7	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
A_0-A_6	Refresh Address Strobe

LUCA CARRER
 RAPPRESENTANZE INDUSTRIALI
 Via Delle Lame n. 47
 Telef. (051) 22.37.14 0
 40122 BOLOGNA

■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS}	−1.0 to +7V
Operating Temperature, T_a (Ambient)	0 to +70°C
Storage Temperature (Ambient)	−65 to +150°C
Short-circuit Output Current	50 mA
Power Dissipation	1 W

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
	V_{SS}	0	0	0	V	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	−1.0	—	0.8	V	1

■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	min.	max.	Unit	Notes
OPERATING CURRENT					
Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} Cycling; $t_{RC} = \text{min.}$)	I_{CC1}	—	60	mA	2, 4
STANDBY CURRENT					
Power Supply Standby Current ($\overline{RAS} = V_{IH}$, $D_{out} = \text{High Impedance}$)	I_{CC2}	—	3.5	mA	
REFRESH CURRENT					
Average Power Supply Current, Refresh Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = \text{min.}$)	I_{CC3}	—	4.5	mA	
PAGE MODE CURRENT					
Average Power Supply Current, Page-mode Operation ($\overline{RAS} = V_{IL}$, \overline{CAS} Cycling; $t_{PC} = \text{min.}$)	I_{CC4}	—	45	mA	4
INPUT LEAKAGE					
Input Leakage Current, any Input ($V_{in} = 0$ to +6.5V, all other pins not under test = 0V)	I_{IL}	−10	10	μA	
OUTPUT LEAKAGE					
Output Leakage Current (D_{out} is disabled, $V_{out} = 0$ to +5.5V)	I_{OL}	−10	10	μA	3
OUTPUT LEVELS					
Output High (Logic 1) Voltage ($I_{out} = -5\text{mA}$)	V_{OH}	2.4	V_{CC}	V	
Output Low (Logic 0) Voltage ($I_{out} = 4.2\text{mA}$)	V_{OL}	0	0.4	V	

NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.
3. I_{OL} consists of leakage current only.
4. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

■ AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	typ.	max.	Unit	Notes
Input Capacitance (A_0 - A_7 , D_{in})	C_{in1}	—	7	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WE})	C_{in2}	—	10	pF	1
Output Capacitance (D_{out})	C_{out}	—	7	pF	1, 2

NOTES

1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS^{1), 2)}
($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM4864-2		HM4864-3		Unit	Notes
		min.	max.	min.	max.		
Random Read or Write Cycle Time	t_{RC}	270	—	335	—	ns	
Read-Write Cycle Time	t_{RWC}	270	—	335	—	ns	
Page Mode Cycle Time	t_{PC}	170	—	225	—	ns	
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	150	—	200	ns	4, 6
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	100	—	135	ns	5, 6
Output Buffer Turn-off Delay	t_{OFF}	0	40	0	50	ns	7
Transition Time (Rise and Fall)	t_T	3	35	3	50	ns	3
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	100	—	120	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	150	10000	200	10000	ns	
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	100	—	135	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	100	—	135	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	150	—	200	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	25	65	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	-20	—	-20	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	20	—	25	—	ns	
Column Address Set-up Time	t_{ASC}	-10	—	-10	—	ns	
Column Address Hold Time	t_{CAH}	45	—	55	—	ns	
Column Address Hold Time referenced to $\overline{\text{RAS}}$	t_{AR}	95	—	120	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	ns	
Write Command Hold Time	t_{WCH}	45	—	55	—	ns	
Write Command Hold Time referenced to $\overline{\text{RAS}}$	t_{WCR}	95	—	120	—	ns	
Write Command Pulse Width	t_{WP}	45	—	55	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	45	—	55	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	45	—	55	—	ns	9
Data-in Hold Time referenced to $\overline{\text{RAS}}$	t_{DHR}	95	—	120	—	ns	
$\overline{\text{CAS}}$ Precharge Time (for Page-mode Cycle Only)	t_{CP}	60	—	80	—	ns	
Refresh Period	t_{REF}	—	2	—	2	ms	
$\overline{\text{WE}}$ Command Set-up Time	t_{WCS}	-20	—	-20	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Delay	t_{CWD}	60	—	80	—	ns	10
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	t_{RWD}	110	—	145	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	0	—	0	—	ns	

NOTES

1. AC measurements assume $t_T = 5\text{ns}$.
2. 8 cycles are required after power-on or prolonged periods (greater than 2ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
4. Assumes that $t_{RCD} = t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
5. Assumes that $t_{RCD} = t_{RCD}(\text{max})$.
6. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
7. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .

9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.


10. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} = t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} = t_{CWD}(\text{min})$ and $t_{RWD} = t_{RWD}(\text{min})$ the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

■ TIMING WAVEFORMS


● READ CYCLE



● WRITE CYCLE




● READ-WRITE/READ-MODIFY-WRITE CYCLE




1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 26

■ TYPICAL CHARACTERISTICS


**ACCESS TIME
vs. SUPPLY VOLTAGE**




**ACCESS TIME
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. CYCLE RATE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. CYCLE RATE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. CYCLE RATE**




**INPUT LEVEL
vs. SUPPLY VOLTAGE**




**INPUT LEVEL
vs. AMBIENT TEMPERATURE**




**CLOCK INPUT LEVEL
vs. SUPPLY VOLTAGE**



**CLOCK INPUT LEVEL
vs. AMBIENT TEMPERATURE**





■ APPLICATION INFORMATION

● POWER ON

An initial pause of $500\mu s$ is required after power-up followed by a minimum of eight (8) initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh) prior to normal operation.

The V_{CC} current (I_{CC}) requirement of the HM4864 during power on is, however, dependent upon the input levels (\overline{RAS} , \overline{CAS}) and the rise time of V_{CC} , as shown in Fig. 1.

● READ CYCLE

A read cycle begins with addresses stable and a negative going transition of \overline{RAS} . The time delay between the stable address and the start of \overline{RAS} -on is controlled by parameter t_{ASR} . Following the time when \overline{RAS} reaches its low level, the row address must be held stable long enough to be captured. This controlling parameter is t_{RAH} . Following this interval, the address can be changed from row address to column address. When the column address is stable, \overline{CAS} can be turned on. The leading edge of \overline{CAS} is controlled by parameter t_{RCD} . The basic limit on the \overline{CAS} leading edge is that \overline{CAS} can not start until the column address is stable, and this is controlled by parameter t_{ASC} . The column address must be held stable long enough to be captured. The controlling parameter is t_{CAH} . Note that $t_{RCD}(\max)$ is not an operating limit of the HM4864 though its specification is listed on the data sheets. If \overline{CAS} becomes on later than $t_{RCD}(\max)$, the access time from \overline{RAS} will be increase by the time which t_{RCD} exceeds $t_{RCD}(\max)$. Following the time when \overline{CAS} reaches its low level, the data-out pin remains in a high impedance state until a valid data appears. This parameter is t_{CAC} -access time from \overline{CAS} . The access time from \overline{RAS} - t_{RAC} is the time from \overline{RAS} -on to valid Dout.

The minimum value of t_{RAC} is derived as the sum of $t_{RCD}(\max)$ and t_{CAC} .

The selected output data is held valid internally until \overline{CAS} becomes high, and then Dout pin becomes high impedance. This parameter is t_{OFF} .




Fig. 1 Typical I_{CC} vs. V_{CC} during power up.

● WRITE CYCLE

A write cycle is performed by bringing \overline{WE} low before or during \overline{CAS} -on.

Two different write cycles can be defined as;

Write cycle-Write data are available at the beginning of the \overline{CAS} -on so that the write operation starts at the beginning. In this mode, $Dout$ and \overline{WE} signal times are not in any critical path for determining cycle time.

Following the time when \overline{WE} reaches its low level, \overline{WE} must be held stable long enough to be captured. This \overline{WE} -on pulse duration is called t_{WP} . The time required to capture write data in a latch is called t_{DH} . This cycle is called an "early write".

Read Write cycle- This cycle starts as a read cycle, but as soon as the device specification is met, a write cycle is initiated.

\overline{WE} and Din are delayed until after $Dout$. This cycle is called a "delayed write". A "Read-modify-write" cycle is a variation of this operation. In this mode, Din and \overline{WE} become critical path signals for determining cycle time.

● CLOCK-OFF TIMING

\overline{RAS} and \overline{CAS} must stay on for $Dout$ stabilized to valid data. In the case of \overline{CAS} , this is controlled by parameter t_{CAS} (min). In the case of \overline{RAS} , this is controlled by parameter t_{RSH} (min). Following the end of \overline{RAS} , \overline{CAS} must stay off long enough to precharge internal circuits. The only parameter of concern is t_{RP} . Normally \overline{CAS} is not required to be off for minimum time of t_{CRP} . However, in a page mode memory operation, there is a t_{CP} (min) specification to control the \overline{CAS} -off time.

● DATA OUTPUT

$Dout$ is three-state TTL compatible with a fan-out of two standard TTL loads.

When \overline{CAS} is high, $Dout$ is in a high impedance state. When \overline{CAS} is low, valid data appears after t_{CAC} at a read cycle, and $Dout$ is not valid at an early-write cycle.

● REFRESH

Refresh of the HM4864 is accomplished by performing a memory cycle at each of the 128 row addresses within each two millisecond time interval.

A0 to A6 are refresh address pin compatible with standard 16K RAM (HM4716A, HM4816). Any cycle in which \overline{RAS} signal occurs refreshes the entire selected row. \overline{RAS} -only refresh results in substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

● PAGE MODE

Page mode operation allows faster successive memory operations at multiple column locations of the same row address with increased speed.

This is done by strobing the row address into the chip and maintaining \overline{RAS} at a logic low throughout all successive \overline{CAS} memory cycles in which the row address is latched. As the time normally required for strobing a new row address is eliminated, access and cycle times can be decreased and the operating power is reduced. These are specifications.

GIANLUCA CARRER
RAPPRESENTANZE INDUSTRIALI
Via Delle Lame n. 47
Telef. (051) 22.37.14 D
40122 BOLOGNA

New Address:
LONDON
HITEC House, 221-225 Station Road
Harrow, Middlesex, HA1 2XL
Telephone: 01-861 14 14
Telex: 9 36 293
Telefax: 01-863 66 46



6-2, Otemachi 2-chome, Chiyoda-ku,
Tokyo 100
Telephone: Tokyo (2 70) 21 11
Cable Address: "HITACHY" TOKYO
Telex: J22395, 22432, 24491, 26375
(HITACHY)

MÜNCHEN
Hitachi Electronic Components
Europe GmbH
Hans-Pinsel-Straße 3
8013 Haar/b. München
Telephone: (0 89) 46 14 - 0
Telex: 05-22593
Telefax: (0 89) 46 31 51

DÜSSELDORF
Hitachi Electronic Components
Europe GmbH
Königsallee 6
4000 Düsseldorf
Telephone: (02 11) 8 90 50
Telex: 08 584 536 (HIEC-D)

LONDON
Hitachi Electronic Components
(U.K.) Ltd.
P.I.E. Building,
2, Rubastic Road,
Southall, Middlesex UB2 5LF
Telephone: 01-5 74-07 32/8
Telex: 9 36 293
(HITELECTRO HYES)